Abstract: An innovative phase detector for burst mode data recovery is presented. The problem of the random nature of the data is handled via the specific data recovery architecture, where a timeadvanced version of the input data is fed to a third phase detector input. The phase detector was designed in a 0.13 µm CMOS technology. Simulation results demonstrate its effectiveness for the recovery of burst mode NRZ data at 1.25 Gbit/s.
Introduction
An important part of a Phase Locked Loop (PLL) or Delay Locked Loop (DLL) is the Phase Detector (PD). The PD is placed in the feedback path and generates the error signal based on the phase difference between its inputs. When a PD is employed in a data recovery block, one input is the data signal and another is the clock signal that is used to sample the data. Due to the random nature of the incoming NRZ data, there is not necessarily a data transition for every clock edge. This makes the design more complex compared to a PD deployed in circuits for continuous clock synchronisation.
Fig. 1.
A detailed schematic of the proposed phase detector and its integration in a data recovery circuit.
One approach that handles this problem is reported in [1] . The PD described in [1] aligns transitions in the data signal with the falling edge of the clock. The output control voltage is increased with a value proportional to the time between a transition in the data signal and the next rising edge of the clock; the output is decreased with a value proportional to half a clock period if a transition is detected in the input data. Thus the output is stable when the data transitions precede the rising edges of the clock with exactly half a period. This circuit strongly depends on a 50% clock duty cycle and a good symmetry between increasing and decreasing the output control voltage. The duty cycle requirement was relaxed in [2] , although the good symmetry is still required. In [3] an architecture is described where the clock is sampled on the data edges. This has the disadvantage that the output steepness of the PD depends on the clock input rise time. Fig. 1 shows an overview of a Data Recovery (DR) circuit that was designed for burst mode data recovery. The unaligned data signal is fed to a variable delay line, the control voltage of which is set to align the transitions at the output of the delay line to the falling edges of a continuous independent clock with exactly the same period as the incoming data. A flip-flop samples the delayed data on the rising edges of the clock. The clock is not extracted from the data but is a fixed system clock. The architecture of the overall system ensures that the transmitter clock frequency is synchronized to the system clock. We chose to delay the data signal instead of the clock signal for following reason. A DLL that delays the clock, generates a clock output with a different phase for every burst, and thus a second synchronization step is needed before the further processing of the data. This paper describes a PD, which makes use of the specific architecture of the data recovery circuit. The proposed PD uses the middle tap of the delay line to look ahead for any transition on the incoming data and only takes action when there is a transition on this signal. Fig. 1 shows the circuit diagram of the proposed PD. The outputs are connected to a charge pump that adjusts the delay of the delay line to align the rising edges of the data to the rising edges of the clock. Adding an inverter to one or two inputs can set the PD to align to any combination of rising and falling edges on data and clock. The design is based on the PD described in [4] . Some transistors were removed to improve the speed and feedback transistors M1-M2 were added to solve problems that came with the burst mode date recovery application.
Circuit description
There are three inputs "Data" "Clk" and "Middle," connected to the output of the delay line, the system clock and the middle tap of the delay line respectively. The PD works as a state machine with three states. Assume the PD starts in a state where "iEdge" is high and thus both "Up" and "Down" are pulled low. If then there is a rising edge on "Middle," "iEdge" will go low. Once "iEdge" is low a rising edge on "Clk" introduces a rising edge on "Up" and a rising edge on "Data" causes a rising edge on "Down". If both "Up" and "Down" are high, "iEdge" becomes high causing "Up" and "Down" to be pulled low again.
At the start of a data burst the phase between the "Middle" and "Clock" signal is completely random so it is possible that a rising edge on "Middle" coincides with a rising edge on the clock. As described in detail in the next section, this can cause the "Up" signal to generate a false output. Transistors M1 and M2 introduce hysteresis in the node "rUp" and reduce the impact of metastability of the DLL. To keep an equal delay for the "Down" signal as for the "Up" signal, the equivalent transistors M3 and M4 are also added in the branch that generates the "Down" signal. Note that metastability is not a problem in this branch because the "Data" input is a delayed version of "Middle".
Simulation results
The described circuit was designed in a 0.13 µm CMOS technology as part of a 1.25 Gbit/s data recovery chip. Fig. 2 (a) shows the timing diagram for a data signal with edges that are 200 ps ahead of the rising edges of the clock. In (b) the data edges are 200 ps behind the clock rising edges. The "Up" and "Down" signals are fed to a charge pump, charging a capacitor when "Up" is high and discharging it when "Down" is high. When both "Up" and "Down" are high, the charge on the capacitor remains stable if the charging and discharging circuit is perfectly matched. As for the Hogge PD [1, 2] symmetry of the charge pump is required, but, for the proposed PD, the time that "Up" and "Down" are both high is shorter than the compensation pulse of the Hogge PD. Both the Hogge PD and the proposed PD show pulses of equal length on "Up" and "Down" outputs when the DLL is in lock. However, for the Hogge PD these pulses are time-shifted and thus for every pulse the node equivalent to Vc in Fig. 1 is charged and afterwards, during the compensation pulse, discharged again to the original value. For the proposed PD the pulses coincide in time and thus the charge pump charges and discharges node Vc at exactly the same time, leaving the voltage on Vc unchanged. The function of the added transistors is illustrated in a worst case simulation for a PD without and with the feedback transistors respectively (Fig. 3) . At the moment there is a rising edge on "Clk," an inverted version of the voltage at the node "iEdge" is stored on node "rUp". If the node is still in transition at that sampling moment the voltage at node "rUp" will not represent a logical zero nor a one. For the PD without M1 and M2, "rUp" stays fixed at that intermediate level until "Clk" falls back to a logical zero, as shown in Fig. 3 (a) . If this happens "iUp" also shows an ambiguous logical level and false signaling appears on the "Up" output. If the false pulse on "Up" is equal in length to the pulse on "Down" the DLL goes into a false sta- ble state. At the cost of a small extra delay the feedback transistors introduce hysteresis; when "rUp" is sampled at a moment its voltage changes from a logical zero to a one, the feedback transistors avoid that "rUp" stays floating and pull the node to an explicit logical zero level, as shown in Fig. 3 (b) . The result is that the "Up" output of the PD with the feedback has only a small false pulse. As the charge pump is designed with an input threshold that is higher than the false pulse amplitude, the false pulse has no effect on the DLL behaviour and a false metastable state in the DLL is avoided.
Conclusion
Simulations demonstrate that the proposed circuit performs well as a phase detector; simulation of the PD in a 0.13 µm CMOS technology for a data signal at 1.25 Gbit/s proofs the effectiveness. For application in a data recovery system the PD takes into account the statistical nature of the edges on the data signal. In conventional data recovery circuits the PD works most of the time around the zero-point. However in burst mode recovery the input data phase changes for every burst and the DLL can only use the short preamble to come in lock. If the DLL falls in a metastable state during the preamble, the burst is lost. The added feedback transistors avoid metastability when the data and clock transitions coincide in time.
The proposed PD was deployed in a burst mode data recovery system and simulated with bursts containing a 24-bits field for data alignment. Over all simulated worst cases the DLL aligned the data transitions to the clock edges within the 24-bits field with a maximum phase difference of 91.23 ps, which is in line with the Gigabit Passive Optical Networks (GPON) requirements for the Time Division Multiple Access (TDMA) upstream traffic.
